




FIG. 2

115	SIMULATOR(CPU)	GETPORTSTATUS()	GETCOMMAND()	PUTSENSORSTATUS()	PUTRESPONSE()	ISSUEINTERRUPT()		
116	PCI BUS DLL DRIVER	DATA READ	DATA READ	DATA WRITE	DATA WRITE	REGISTER WRITE		
114	SIMULATOR HARDWARE	DATA WRITE DP-RAM	DATA WRITE DP-RAM	DATA READ DP-RAM	DATA READ DP-RAM	GENERATION LOGIC OF INTERRUPT	GENERATION COUNTER	DATA READ \ LOGIC
113	CONTROL PROGRAM (CONTROL CPU)	OUTPUT PORT ON/OFF	COMMAND ISSUE	SENSOR STATUS	RECEPTION OF RESPONSE	PROCESS AS ASIC INTERRUPT	PROCESS AS TIMER	LOOK UP STATUS

F1G.3A











FIG. 6A







FIG.7









FIG. 9A











FIG. 11






FIG. 13

